

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6

| 601<br>LOGIC<br>SIGNAL | 602<br>PHYSICAL<br>SIGNAL | 603<br>TYPE | 604<br>ATTRIBUTE |
|------------------------|---------------------------|-------------|------------------|
| A                      | A1,A2                     | PORT        | IN               |
| B                      | B1,B2                     | PORT        | IN               |
| C                      | C1,C2                     | PORT        | IN               |
| Z                      | Z1,Z2                     | PORT        | OUT              |
| a                      | a1,a2                     | INTERNAL    | —                |
| b                      | b1,b2                     | INTERNAL    | —                |
| c                      | c1,c2                     | INTERNAL    | —                |
| z                      | z1,z2                     | INTERNAL    | —                |
| m                      | m1,m2                     | INTERNAL    | —                |

FIG. 7




FIG. 8




FIG. 9




FIG. 10

